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Abstru t
An all-electronic crossbar switch consisting of FET series-
shunt switcheu inside the feedback loops of monolithic opera-
tional amplifiers was decig ed and constructed.
As the application, time-shared solution of five dif-
ferent differential equations was obtained by using four
integrators on ASTRAC II, with a new solution being generated
250 times per second.
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Introduction
Among current problems relating to analog and hybrid
computers, one of the most interesting is that of automatic
analog-computer patching, which will replace the conven-
tional analog patch board. A set of 20 to 50 relLtiVnly
small (4 X 4 to 6 X 8) crossbar switches, which change the
connections of analog s , t ip would permit not only the auto-
matic patching or storage of analog programs, but also the
time sharing of analog computers. (5) From the viewpoint of
hardware, low-cost integrated circuit switches and opera-
tional amplifiers will provide the means of constructing
such a crossbar switch.
This paper describes the design and construction of
a 4 X 4 crossbar switch and its application to analog
patching. The cros3bax switch consisting of monolithic
operational amplifiers employs series-shunt switche3 in-
side feedback loops of operational amplifiers; therefore
high accuracy is e.,sured. Each crossbar matri.%
consists of four multiplexers, which can change the con-
nections of analog computing elements. The solutions of
five da_fferential equations are obtained by using four
integrators. This scheme was successfully tried on ASTRAC
II, a very fast iterative analog computer.
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The Design of the, Analog-patching Crossbar Switch
Configuration Selection of the Multiplexer
There are various mathodb of multiplexing analog siU-
nals. One method is to switch analog signals by switches
placed in the input computing resistor& of an operational
amplifier as in Fig. 1 (a) . The disadvantage of this method
lies in the fact that the ON resistance of the switch causes
computing errors. Adjustment of notwork resistances will
improve the accuracy, but this is ctunbersome and expensive.
If the operational a unnlif ier is used as a volt&je-
follower as in Fig. 1 (b), the ON resistance of the switch
tends to be negligible compared to the very high-input fol-
lower impedance. However, no more than one switch must be
ON at any one time.
A better method Is to place t-.e switches in the feed-
back loop of the operational amplifier to eliminate the ef-
fect of the ON resistance. (Fig. 1 (c)). It has the advan-
tage that the number of operational amplifiers required is
one and more than one switch is allowed to close at a time:
Considering these points, the last method was adopted
for an analog-patching multiplexer. For this purpose, the
4 X 4 matrix switch shown in Fig. 2 was designed and tested.
Anz^.log Switch
Although this multiplexer does not require switches
3,
with low ON resistance, it does require low offset-voltage,
Therefore FET series-shunt switches (Fig. 3) are desirable.
When the FET is OFF, and the transistor is ON, the collector
voltage of the transistor is small (less than 50 mu), so
this shunt transistor makes analog signal current flow to
,,	 ground and the switched node is disconnected to the summing
junction. When the F%T is ON and the transistor is O:F,
the node is connected to the summing Junction. Tha gate leak-
age current uL zne ON FET is not the problem, because ibis
gate to source voltage of JFET is kept at U V by a resistor
(Fig. 3). The OFF shunt transistor produces leakage cur-
rent which flows into the summing junction, but this effect
is within 0.1%' of half scale, if a silicon transistor is
used and proper value of computing resistors of the opera-
tional amplifier is selected.
N channel junction FET- 2115555 and FNF silicon transi. -
for 2N3703 were selected for the reason of availability and
low cost. The ON resistance of the FET (OV gate voltage)
is about 140 ohms, and the leakage current of the OFF trans-
isto3 is specified to be less than 100nA and the resistance
of the ON transistor is less than 20 ohms. In order to sn-
sure the operation of this series-shunt switch; a driving
signal swing between -9 volts and 3 volts is required.
Switch Driver
For use with our particular analog computer, the switch
4,
driver is designad to convert the 0 to -6 volts logic level
on the ASTRAC II digital patch bay to the -9 volts to +3
volts levels. Among various kinds of circuits available,
monolithic operational amplifier MC 1709 (110 V output
voltage swing) was selected (in Fic,T. 4) , because it coats
less than commercially available FET drivers, and save construc-
tion; a sufficiently large output swing is easily obtained,
and especially fast switching is not required for auto-
matic patching, which always takes place between analog-
computer runs.
The amplifier is equalized so that the maximum fre-
quency for rated output is more than 35 KHz and the ampli-
fier is stabli.
Output Operational Amplifier
As for the output operational amplifier, the wonoliLhic
operational amplifier MC 1433 (t10 V output voltage swing)
was selected for simplicity of circuit construction and
low cost. For higher accuracy, a chopper-stabilized discrete
circuit would be substituted. The circuit diagram is as
is Fig. 5. The diodes at the input terminal protect the
operational amplifier if the summing-junction voltage
should rise because of a damaged switch. All computing re-
sistors are selected to be 27 Ka.
Because of strey capacitances associated with the
5 ,
switching circuit, the operational amplifier had to be
equalized for stability so that the maximum frequency for
rated output is about 35 KHz, and the noise is within 0.058
of half scale.
Construction and Results
The 4 X 4 crossbar circuit and switch drivers were
constructed on an 3.5 in. X 17 in. perf board sheet. The
most serious problem is that of crosstalk which affects the
accuracy of the multiplexer. In the construction of the
circuit, attention is paid to good short ground connections.
The crosstalk eh,axacteristics are shown in Fig. 6.
The curve (a) shows the case where the input sine wave sig-
nal (20 Vpp ) iz applied to one of the OFF state analog in-
puts, and curve (b), (c) shows the case of two and three
of the OFF state analog inputs respectively. It is also
shown that the circuit will work with two switches ON and
the crosstalk becomes smaller because the feedback resis-
tance is the half (13.5 KQ); this connection could be used
to compute one-half the sum of two inputs, if desired.
The Application of the Crossbar Switch
Statement of Problem
By using this multiplexer, we can change the connec-
tions of analog computing elements in a short time. In a
F_
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large automatic patching system several crossbar switches
would be used as "telephone exchanges". Mere, as a demon-
stration of the operation of the multiplexer, the iterative
patching of five setups is tried on ASTRAL II. The problem
is to generate five solutions of five different differential
equations at a r&te of 250 per second for each problem.
^r
	 These problems are:
J
(1) First order differential equation, i 	 a,x a 0
(2) Harmonic oscillation,
	
x + a 2 x - 0
(3) Damped harmonic oscillation, 	 X + a 3x + b 3 s 0
(4) Mathieu's equation,	 x + a4 (1-cos WMt) aC - 0
(5) Vandder Pol's aquation,	 x+ a 5 (x 2 --1) u+ x n 0
The 4 X 4 matrix switch (Fig. 2) is not suf f ici.e,it to
connect each computing element independently. Therefore
some O xed connections and tricks must be employed to over-
come this restriction.
Method of Solution
Analog Computer Setup. In general, one would change coe-efi-
cient (digital attenuator settings as well as patching
connections for each problem in order to set the proper
value of time scale, amplitude scale and initial conditions.
For simplicity, however, settings of potentiometers are
kept constant for each problem, so time ecale and amplitude
scale must be compromised.
.
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7The setup diagram is shown in Pig. 7. Each switch is
denoted as Al, A2, Bl, 82 etc. The number near the switches
[(1), (2) 0 ...] shows that each switch closes only at the
computing time corresponding to the problem [ (1) , ( 2) ... )
and opens at other computing time.
Each problem setup is shown in Fig. 8, where the shaded
amplifiers A, B, C, D ere the output amplifiers of the cross-
bar switch. As the output to CRT is taken from the output
of integrator #2, the solution shown for problem (1) (first-
order differential equation) is the intEgral of x (Fig. 8 (a)) .
As described earlier, it is allowed that two switches of a
multiplexer become ON at a time, but the gain of the multi-
plexer is 1/2 (Fig. 8). Initial conditions for linear dif-
farentia.l equations are large, but those for nonlinear equa-
tions are ariall. A constant initial--condition voltage is
added with a summer in the case of linear equations.
Control Signals for Multiplexer Switches
In order to set up five differential equations success-
ively, each multiplexer switch must be furnished with a
proper control signal. Referring to Fig. 7, these control
signals become those In Fig. 9 (ON and OFF levels, -6v O V).
The transition of the signals must take place at the end of
the COMPUTE period of ASTRAC II.
There are two methods for generating such pattert signals.
r
I
8one is to use ASTRAC II logic elements; the alternative ii
to use the digital computer (PDP-9) .
Pattern Genaration b ASTRAL Y1	 is Elements
Shift registers on ASTRAL II are available to compose
a five-bit ring counter. It operates at the ASTPJkC II re-
set rate (in this case 250 Hz) and produces a periidic pulse
sequence whose period is 5 times of the compute/reset per-
iod of ASTRAC II (20 ms) . By combining the shift--register
outputs properly, the pattern signals of Fig. 9 are obtained
(Fig. 10) .
When ASTRAL II is in INITIAL RESET mode, the multi-
plexer swatches produce the connection corresponding to
problem (1) with the aid of the INITIAL RESET level obtained
n the ASTPAC Il digital !patch bay.
Patten:. Generation by PDP-9
In this case, ASTRAC II is placed in SINGLE RUN mode,
and control registers on the linkage patch bay are loaded
from the PDP-9 accumulazor, which contains the number cor-
responding to one of the problem connections. After that,
one of the free IOT pulues on the LPB initiates SINGLE RUN.
Fig. 11 shows the neceseary patch connections on digi-	
4
tal and linkage patch bays. Because there are only eight
trunk lines from LPB to DPB, some free logic on DPB is
needed. (The signals on LPB (0,-3 V logic) ,can be used,
Il
1
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however, it is noisy).
Seven control signals (D.1, A2, A3, B1, B2 0 B4, Cl) out
of twelve redundar,;; signals (Fig. 9) correspond to the bits
of AC11 through AC17. Because the inverter is in the trunk
line (LPB to DPB), the number for each problem's connection
is ar follows,
Problem (1) 0110111 ( '"' )
Problem (2) 1011001 (131)
Problem (3) 1010011 (173)
Pro:.;lem (4) 1101101 (155)
Problem (5)	 1101010
	
(152)
The PDP -9 program is listed in Table 1. When ASTRAC II
is in the RESET mode, the program is waiting at CLOCK FLAG
TEST and the crossbar-switch power is on. The program
starts when the compute push button on T.STRNC ZI is depressed.
Results
Fig. 2(a) shows the five kinds of waveforms and one
of the control signals (B1). The expanded waveforms are
in Fig. 12 (b) - (d) .
'"he number of computing elements of ASTRAC II is as
follows..
Integrator	 4 (2 for function generation)
Sumner	 14 (6 for multipliers)
Multiplier	 3
Potentiometer 11
..
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